





PTO/SB/08B (10-01)

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		<b>Complete if Known</b>			
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  (use as many sheets as necessary)		Application Number	09/243,825		
		Filing Date	June 25, 1999		
		First Named Inventor	Derek Wong		
		Group Art Unit	2183		
		Examiner Name	Eric Coleman		
Sheet	2	of	2	Attorney Docket Number	

RECEIVED  
DEC 31 2003  
Technology Center 2100

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials <sup>2</sup>	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
C.C.	6	J. JOHNSON, <u>Expansion Caches for Superscalar Machines</u> , A Doctoral Dissertation in Electrical Engineering Department at Stanford University, March 1996, 183 pages, Stanford, CA, USA. File downloaded from Internet.	
	7	E. ROTENBERG ET AL, "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching", Proceedings of the 29 <sup>th</sup> Annual Symposium on Microarchitecture, December 2-4, 1996, IEEE, New Jersey, USA. File downloaded from Internet.	
	8	E. ROTENBERG ET AL, "Trace Processors", Proceedings of Micro-30, December 1-3, 1997, IEEE, New Jersey, USA. File downloaded from Internet.	
	9	J. CRAWFORD AND J. HUCK, "Next Generation Instruction Set Architecture". Presentation slides from 1997 Microprocessor Forum conference. October 14, 1997, San Jose, CA. File downloaded from intel.com Web site.	
	10	J. CRAWFORD AND J. HUCK, "Motivations and Design Approach for the IA-64 64-bit Instruction Set Architecture." Transcript from 1997 Microprocessor Forum conference. October 14, 1997, San Jose, CA. File downloaded from intel.com Web site.	
	11	INTEL, "The Next Generation of Microprocessor Architecture: A 64-bit Instruction Set Architecture (ISA) based on EPIC Technology" -- a Web page. October 1997. Web page downloaded from intel.com Web site.	
	12	D. GALLAGHER ET AL, "Dynamic Memory Disambiguation Using the Memory Conflict Buffer", Proceedings of ASPLOS-VI conference, October 1994. File downloaded from Internet.	
	13	K. WANG and M. FRANKLIN, "Highly Accurate Data Value Prediction using Hybrid Predictors", Proceedings of Micro 30. December 1-3, 1997, IEEE, New Jersey, USA. File downloaded from Internet.	
	14	D. AUGUST ET AL, "A Framework for Balancing Control Flow and Predication", 1997 paper, Center for Reliable and High Performance Computing, University of Illinois, Urban-Champaign, IL. File downloaded from Internet.	
	15	S. MAHLKE ET AL, "A Comparison of Full and Partial Predicated Execution Support for ILP Processors", ISCA-22, June 1995. Center for Reliable and High Performance Computing, University of Illinois, Urban-Champaign, IL. File downloaded from Internet.	

Examiner Signature	<i>Eric C.C.</i>	Date Considered	3/19/04
--------------------	------------------	-----------------	---------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.